




# Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions<sup>Δ</sup>

Ankit Agrawal<sup>\*</sup>, Gerhard Fohler<sup>\*</sup>, Jan Nowotsch<sup>§</sup>,  
Sascha Uhrig<sup>§</sup>, and Michael Paulitsch<sup>‡</sup>

<sup>\*</sup> TU Kaiserslautern , <sup>§</sup> Airbus Group Innovations ,  
and <sup>‡</sup> Thales Austria GmbH 

<sup>Δ</sup> Work supported by ARTEMIS project 621429 EMC<sup>2</sup>

# Motivation

# Motivation

- Shift to COTS multicore platforms

# Motivation

- Shift to COTS multicore platforms
  - Benefits: SWaP, performance/price ratio

# Motivation

- Shift to COTS multicore platforms
  - Benefits: SWaP, performance/price ratio
- Time-triggered (TT) systems

# Motivation

- Shift to COTS multicore platforms
  - Benefits: SWaP, performance/price ratio
- Time-triggered (TT) systems
  - Used in many safety-critical domains like avionics

# Motivation

- Shift to COTS multicore platforms
  - Benefits: SWaP, performance/price ratio
- Time-triggered (TT) systems
  - Used in many safety-critical domains like avionics
  - Benefits: system-wide determinism, ease of certification, reduced costs etc.

# Motivation

- Shift to COTS multicore platforms
- Time-triggered (TT) systems

**Combine benefits  
&  
Use in next-generation Integrated  
Modular Avionics (IMA)**



# Problem & Challenges

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

**COTS Multicore Challenges**

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

**COTS Multicore Challenges**

**TT Challenges**

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources →  
resource **contentions**

## TT Challenges

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**

## TT Challenges

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**
- **MemGuard** (HRT version)
  - No mention of task deadline and ET computation
  - Fixed memory server budget per core

## TT Challenges

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**
- **MemGuard** (HRT version)
  - No mention of task deadline and ET computation
  - Fixed memory server budget per core

## TT Challenges

- For each task, **guarantee offline:**



# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**
- **MemGuard** (HRT version)
  - No mention of task deadline and ET computation
  - Fixed memory server budget per core

## TT Challenges

- For each task, **guarantee offline**:
  - Maximum **number** of runtime inter-core interferences

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**
- **MemGuard** (HRT version)
  - No mention of task deadline and ET computation
  - Fixed memory server budget per core

## TT Challenges

- For each task, **guarantee offline**:
  - Maximum **number** of runtime inter-core interferences
  - **latency of runtime inter core interferences**

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges

- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**
- **MemGuard** (HRT version)
  - No mention of task deadline and ET computation
  - Fixed memory server budget per core

## TT Challenges

- For each task, **guarantee offline**:
  - Maximum **number** of runtime inter-core interferences
  - **latency of runtime inter core interferences**
- Runtime mechanism that upholds offline guarantees

# Problem & Challenges

Problem: Enable TT scheduling on COTS multicores

## COTS Multicore Challenges


- Shared hardware resources → resource **contentions**
- Naive soln.: Assume worst-case contention → **too pessimistic**
- **MemGuard** (HRT version)
  - No mention of task deadline and ET computation
  - Fixed memory server budget per core

## TT Challenges

- For each task, **guarantee offline**:
  - Maximum **number** of runtime inter-core interferences
  - **latency** of runtime inter core interferences
- Runtime mechanism that upholds offline guarantees
- **Find** valid offline **schedule**


# System Model: Freescale QorIQ P4080

# System Model: Freescale QorIQ P4080




Source: Freescale P4080 Reference Manual, Rev. 3.

# System Model: Freescale QorIQ P4080



Source: Freescale P4080 Reference Manual, Rev. 3.


# System Model: Freescale QorIQ P4080



Source: Freescale P4080 Reference Manual, Rev. 3.




# System Model: Freescale QorIQ P4080



Source: Freescale P4080 Reference Manual, Rev. 3.

# System Model: Freescale QorIQ P4080



Source: Freescale P4080 Reference Manual, Rev. 3.

# Proposed Method


# Proposed Method

- Phase 1

# Proposed Method


- Phase 1
  - Runtime

# Proposed Method




- Phase 1
  - Runtime

# Proposed Method



- Phase 1
  - Runtime
  - N cores


# Proposed Method



- Phase 1
  - Runtime
  - N cores




# Proposed Method




- Phase 1
  - Runtime
  - N cores
  - 2 servers per core

# Proposed Method




- Phase 1
  - Runtime
  - N cores
  - 2 servers per core

# Proposed Method




- Phase 1
  - Runtime
  - N cores
  - 2 servers per core

# Proposed Method




- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers

# Proposed Method




- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers

# Proposed Method




- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers
  - Regulates contention & latency

# Proposed Method



- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers
  - Regulates contention & latency
- Phase 2


# Proposed Method



- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers
  - Regulates contention & latency
- Phase 2
  - Offline




# Proposed Method



- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers
  - Regulates contention & latency
- Phase 2
  - Offline
  - TT Schedule

# Proposed Method



- Phase 1
  - Runtime
  - N cores
  - 2 servers per core
  - Synchronous release of servers
  - Regulates contention & latency
- Phase 2
  - Offline
  - TT Schedule

# Summary

# Summary

- Accounts for contention in on-chip network as well as memory sub-system

# Summary

- Accounts for contention in on-chip network as well as memory sub-system
- Bounds variability in ET considering specified constraints

# Summary

- Accounts for contention in on-chip network as well as memory sub-system
- Bounds variability in ET considering specified constraints
- Prototype implemented bare-metal on real COTS multicore - P4080

# Summary

- Accounts for contention in on-chip network as well as memory sub-system
- Bounds variability in ET considering specified constraints
- Prototype implemented bare-metal on real COTS multicore - P4080
- Generic: can be used by other schedulers as well

# Summary

- Accounts for contention in on-chip network as well as memory sub-system
- Bounds variability in ET considering specified

**Initial step towards enabling TT scheduling on COTS multicores**

- Generic: can be used by other schedulers as well





Questions?

Valid server budget  
reservation values?

Questions?

Valid server budget  
reservation values?

Questions?

Bounding resource  
contentions?

Valid server budget  
reservation values?

MET vs.  
WCET?

Bounding resource  
contentions?

Questions?

Valid server budget  
reservation values?

MET vs.  
WCET?

Bounding resource  
contentions?

Questions?

Visit us in the poster session!

Valid server budget  
reservation values?

MET vs.  
WCET?

Bounding resource  
contentions?

Questions?

Visit us in the poster session!

**Thank You!**